MOV [to I/O Control]

NOTE: These items have been discontinued for a long time.
We no longer support these products or offer alternatives.

We retain these pages so that users can see what their existing tools support and to provide download links to the final documentation and software versions. We have a few replacement parts left, but not many. Available items have an 'ADD to CART' or 'Buy Now' button next to them. Otherwise they are not available.

logo has a few items in stock as well.

NOTE:  Since TRIS registers on 'xx devices are readable and writable, they can be accessed as a normal File Register. To maintain upward compatibility with future devices,  the " ! "  qualifier should not be used when coding for 'xx devices.

 

 

MOV        !port_fr,#literal   Move literal into port_fr’s I/O control register


Words:        2        Cycles:        2                Affects:        none

 

Operation:        Literal is moved into the I/O control register of port_fr via W. A "1" bit in W disables the corresponding port pin’s output buffer, allowing input use, while a "0" bit enables the output buffer for high or low output. Port_fr must be (at Address) 5, 6, or 7.

 

Coding:        MOVLW        literal

               TRIS                port_fr

 

 

 

MOV        !port_fr,fr        Move fr into port_fr’s I/O control register


Words:        2        Cycles:        2                Affects:        Z

 

Operation:        Fr is moved into the I/O control register of port_fr via W. A "1" bit in W disables the corresponding port pin’s output buffer, allowing input use, while a "0" bit enables the output buffer for high or low output. Z will be set to 1 if the value moved was 0, otherwise Z will be cleared to 0. Port_fr must be (at Address) 5, 6, or 7.

 

Coding:        MOVF        fr,0

       TRIS                port_fr6

 

 

MOV        !port_fr,W        Move W into port_fr’s I/O control register


Words:        1        Cycles:        1                Affects:        none

 

Operation:        W is moved into the I/O control register of port_fr. A "1" bit in W disables the corresponding port pin’s output buffer, allowing input use, while a "0" bit enables the output buffer for high or low output. Port_fr must be (at Address) 5, 6, or 7.

 

Coding:        TRIS                port_fr